### PCT

## WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau

### INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
G06F 12/08

(11) International Publication Number: WO 00/45269

(43) International Publication Date: 3 August 2000 (03.08.00)

GB

(21) International Application Number: PCT/GB00/00250

(22) International Filing Date: 28 January 2000 (28.01.00)

(71) Applicant (for all designated States except US): UNIVERSITY
OF BRISTOL [GB/GB]: Senate House, Tyndall Avenue.

28 January 1999 (28.01.99)

OF BRISTOL [GB/GB]; Senate House, Tyndall Avenue, Bristol BS8 1TH (GB).

(72) Inventors; and
(75) Inventors/Applicants (for US only): MAY, Michael, David [GB/GB]; 9 Eaton Crescent, Clifton, Bristol BS8 2EJ (GB).
MULLER, Hendrik, Lambertus [NL/GB]; 19A Chandos Road, Redland, Bristol BS6 6PG (GB).

(74) Agents: CALDERBANK, T., Roger et al.; Mewburn Ellis, York House, 23 Kingsway, London WC2B 6HP (GB). (81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published

With international search report.


(54) Title: CACHE MEMORY

#### (57) Abstract

(30) Priority Data:

9901933.3

A cache memory (35) has a logical organisation in which its memory space is divided into sub-sections or partitions (P). This permits different data objects to be allocated to different partitions during the operation of the cache memory (35). Commands used by the cache memory (10) may contain an extra parameter which is used to identify the appropriate partition within the cache memory (35). The parameter is extracted from the command by a decoder (37) and is passed to a specific line of an equator set (38) which contains identifiers which determine the partition to be used. To minimise data collisions for a given partition size, a stride may be defined which expresses the separation of addresses and from which a mapping function can be selected which covers all addresses in the cache memory (35) in an efficient way.



## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL.	Albania	ES	Spain .	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	Prance	LU	Luxembourg	SN	Senegal
ΑÜ	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
ΑZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moklova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav	TM	Turkmenistan
BF	Burkina Faso	GR	Greece		Republic of Macedonia	TR	Tarkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil .	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of Americ
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	YN	Viet Nam
CG	Congo	KE	Кепуа	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's	NZ	New Zealand		
CM	Cameroon		Republic of Korea	PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	L	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SIE	Sweden		
EB	Estonia	LR	Liberia	SG	Singapore		

### **PCT**

# WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7:
G06F 12/08
A1
(11) International Publication Number: WO 00/45269
(43) International Publication Date: 3 August 2000 (03.08.00)

GB

(21) International Application Number: PCT/GB00/00250

(22) International Filing Date: 28 January 2000 (28.01,00)

(71) Applicant (for all designated States except US): UNIVERSITY

28 January 1999 (28.01.99)

(71) Applicant (for all designated States except US): UNIVERSITY
OF BRISTOL [GB/GB]; Senate House, Tyndall Avenue,
Bristol BS8 1TH (GB).

(72) Inventors; and
(75) Inventors/Applicants (for US only): MAY, Michael, David [GB/GB]; 9 Eaton Crescent, Clifton, Bristol BS8 2EJ (GB).
MULLER, Hendrik, Lambertus [NL/GB]; 19A Chandos Road, Redland, Bristol BS6 6PG (GB).

(74) Agents: CALDERBANK, T., Roger et al.; Mewburn Ellis, York House, 23 Kingsway, London WC2B 6HP (GB). (81) Designated States: AB, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TI, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

**Published** 

With international search report.


(54) Title: CACHE MEMORY

(30) Priority Data:

9901933.3

#### (57) Abstract

A cache memory (35) has a logical organisation in which its memory space is divided into sub-sections or partitions (P). This permits different data objects to be allocated to different partitions during the operation of the cache memory (35). Commands used by the cache memory (10) may contain an extra parameter which is used to identify the appropriate partition within the cache memory (35). The parameter is extracted from the command by a decoder (37) and is passed to a specific line of an equator set (38) which contains identifiers which determine the partition to be used. To minimise data collisions for a given partition size, a stride may be defined which expresses the separation of addresses and from which a mapping function can be selected which covers all addresses in the cache memory (35) in an efficient way.



## FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

a
-
7

1

#### CACHE MEMORY

### BACKGROUND OF THE INVENTION

### FIELD OF THE INVENTION

The present invention relates to a cache memory and to a method of operating such a cache memory.

### SUMMARY OF THE PRIOR ART

Current computer architectures rely heavily on the

10 use of cache memory (hereinafter "cache"). Integrated

with the processor on a single large chip, caches enable

the processor to operate at high speed, as most

instructions and data can be rapidly accessed from the

caches instead of from the main memory which is usually

15 at least ten times slower. On-chip caches have grown

steadily in size over the last decade, and now represent

a significant proportion of the cost and power

consumption of the processor chip. It should be noted

that the cache memory is inevitably of smaller memory

20 space than the main memory, but provides more rapid

access.

Although it is normally the case that large caches offer better performance than small ones, it is also clear that the performance is not directly related to the size of the cache. Typically, program performance will increase as the cache size increases up to a certain

point at which further increases in cache size will have little or no effect. Cache management hardware takes no account of the characteristics of specific programs, and in many simple cases performs very inefficiently.

5 Another common problem is interference, which arises when a program accesses a collection of data objects which compete for parts of the cache. Current approaches to these problems have relied on the use of more complex cache architectures and on increasing cache sizes, with a corresponding increase in system cost, size and power consumption.

#### SUMMARY OF THE INVENTION

At its most general, the present invention proposes

that a cache memory has a logical organisation in which

its memory space is divided into sub-sections

(hereinafter "partitions") under the control of a

programmer or compiler. The size of the sub-sections

need not be fixed, but may be determined by the control

operation.

This permits data objects to be allocated to

particular partitions of the cache. This partitioning of
the cache improves the performance of the cache such that
a small cache memory can provide the same performance as
a conventional cache memory many times larger. This is
useful because small caches are faster, take less chip

space and less power.

In addition, by minimising or eliminating interference, the performance of the cache and hence the program can be made more predictable.

In a first alternative, the partition to or from which data items are transferred is controlled by a parameter within an instruction such as a load or store instruction. The parameter may be different for different commands so that data items for different commands made are of different partitions.

Thus, in a first aspect, the present invention may provide a method of operating a cache memory, using commands which cause a transfer, of corresponding items of data between the cache memory and a main memory, which commands have an instruction component and an address component, the method comprising:

defining a plurality of sub-sections within the memory space of the cache memory, each of which has an associated identifier, the sizes of the sub-sections being selectable from a range of sizes during the operation of the cache memory;

extracting from the instruction component of a command a parameter corresponding to a selected one of the identifiers, the corresponding parameter being

25 different for different commands; and

transferring items of data corresponding to said

command between the main memory and the sub-section of the memory space of the cache memory for which the associated identifier corresponds to the parameter of said command.

However, if registers are associated with instructions such as load or store, with a specific instruction being a corresponding register, then the parameter which determines the partition to or from which data items are transferred may be determined by such registers themselves.

Thus, in a second aspect, the present invention may provide a method of operating a cache memory, using commands which causes a transfer, of corresponding items of data between the cache memory and a main memory, at least some of which commands each have a corresponding register connected to a communication bus for use by said commands, the corresponding register being different for different commands, the method comprising:

defining a plurality of sub-sections within the

20 memory space of the cache memory, each of which has an
associated identifier, the sizes of the sub-sections
being selectable from a range of sizes during the
operation of the cache memory;

associating a parameter with each said corresponding

5 register, each said parameter corresponding to a selected one of the identifiers; and

transferring items of data corresponding to said command between the main memory and the sub-section of the memory space of the cache memory for which the associated identifier corresponds to the parameter of the register corresponding to said command.

Another possibility for allocating data objects to particular partitions of the cache arises when a DMA controller is being used. Such a DMA controller generates specific commands for the memory access

10 controlled by the DMA controller. Since the DMA controller generates those commands, it may also control the partition to or from which data items associated with those commands are transferred. Thus, in this case, the parameter which identifies the appropriate partition is

15 not derived from the instruction, or a register associated with the instruction, but instead the command and its associated parameter are generated by a common trigger from the DMA controller.

Thus, in a third aspect, the present invention may 20 provide a method of operating a cache memory under control of a DMA controller, the DMA controller being arranged to generate predetermined commands, the method comprising:

defining a plurality of sub-sections within the

25 memory space of the cache memory, each of which has an
associated identifier;

generating, at said DMA controller, one of said predetermined commands and a parameter associated with said one of said predetermined commands and with a selected one of the identifiers; and

transferring items of data corresponding to said one of said predetermined commands between a main memory and the sub-section of the memory space of the cache memory for which the associated identifier corresponds to the parameter of said one of said predetermined commands.

Preferably, the programmer or compiler is able to control the size of each partition. That permits analysis of the pattern of access to the cache, and division of the cache into suitably sized partitions, along with the derivation of an appropriate mapping function to map memory addresses to addresses of lines in the partition. Once that has happened, the mapping function should be able to map items in a data structure which are accessed in sequence onto different lines within a partition which the compiler uses for that structure. The aim is then to minimise data collisions for a given partition size. To do this, it is preferable to derive from the program a quantity hereafter referred to a "stride", the value of which defines the separation of the addresses within the address space of the main memory of successive accesses to or from the memory. Based on the stride, a mapping function can be selected

15

that generates addresses which cover all addresses within a cache partition in an efficient way.

Thus, in a fourth aspect, the present invention may provide a method of operating a cache memory, comprising:

defining a plurality of sub-sections within the memory space of the cache memory; and

transferring data items associated with each other only to a corresponding sub-section of the memory space of the cache memory;

wherein each sub-section has a stride associated therewith, the stride representing the separation within the memory addresses of a main memory of successive transfers of data between the corresponding sub-section and the main memory.

In each of the above four aspects, the present invention may also provide a memory system arranged to operate as discussed above.

It should be noted that although such control of the partitioning is preferable, a general purpose function

20 may be needed to perform mapping, if e.g the pattern of access to the data is not known to the compiler.

Preferably, the compiler controls the partitioning of the cache memory using a parameter added to a load and store instruction. That partition parameter may be derived

25 from the instruction opcode or from one or more registers. Each of these registers may be a general

purpose register, or may be one or more dedicated partition registers. Registers that are used to implicitly access memory, eg via stack pointer or program counter, normally will have a dedicated partition register associated with them.

It is usually desirable that there are functions which identify the line of cache memory from the memory address, and in this case it is preferable that each partition has its own function. The function may for example be a shift and modulo operation.

As has been mentioned above, the stride defines the separation of successive accesses to the memory, for each partition. It should be noted that multiple partitions may be used to cache accesses with different strides to the same data object.

With the present invention it is possible for multiple DMA controllers and a processor to use a common cache, by providing a dedicated partition register in each controller so that the different controllers and the processor all access different partitions.

### BRIEF DESCRIPTION OF THE DRAWINGS

An embodiment of the present invention will now be described in detail, by way of example, with reference to the accompanying drawings, in which:

Figs. 1a to 1c show a cache memory according to the

present invention, which is dividable into partitions:

Figs. 2a and 2b show the structure of the partition information;

Fig. 3 is a schematic block diagram one arrangement 5 of a memory structure usable in the present invention;

Fig. 4 is a table showing partitions which may be used by a specific program in an embodiment of the present invention;

Figs. 5a to 5d are computer code fragments for 0 controlling a partitioned cache;

Fig. 6 is a schematic block diagram of another arrangement of a memory structure usable in the present invention;

Fig. 7 is a schematic block diagram of yet another
15 arrangement of a memory structure usable in the present
invention; and

Fig. 8 is a schematic block diagram of a further arrangement of a memory structure usable in the present invention.

20

### DETAILED DESCRIPTION

Consider a cache memory (cache) with 2<sup>n</sup> lines, each line being able to store items in a data structure. Fig. 1a shows such a cache 10 where n is 5, so that there are 32 lines. Such a cache 10 can be divided into 2<sup>p</sup> partitions each of size 2<sup>(n-p)</sup> lines. It can also be

divided into partitions of size  $2^{(n-\chi)}$  where  $\chi < p$ , or into any combination of different size partitions. Each partition P has an address Pa which corresponds to the address of the first line in the partition, so that an oddress a within partition P has an address formed by carrying out a bitwise OR operation on Pa and a. The address of the line to be used within the partition must, of course, be derived from the memory address used to load or store data. Thus, Fig. 1b shows the cache of Fig. 1a divided into 8 partitions 10a to 10h of equal size, and Fig. 1c shows the same cache 10 divided into unequal partitions 10j to 10n.

In such an arrangement, a program produced by a compiler or programmer must be able pass information to the hardware of the cache. In an embodiment of the present invention, it is proposed that an extra parameter be added to the load and store instructions which control the cache memory. This extra partition parameter supplies the partition information for operation of the cache. This will be discussed in more detail subsequently.

However, it should be noted that there are two alternatives which do not require the instruction set to be modified. It is possible use the high order bits of the address space to contain the partition information, or alternatively it is possible to store the "current"

partition information" in the cache, and change this
partition information as and when required. The last
solution is only of use when it is expected that a series
of multiple requests will be sent through the same

5 partition. Using higher order address bits is

5 partition. Using higher order address bits is particularly useful when a cache according to the present invention is to be used together with an existing processor core. It is also suitable for languages like C, where the partition information will be carried along implicitly with a pointer.

The structure of the partition information also needs to be considered. A simple method is to use a number as the partition operand and to use this number to select one of a set of partition control registers

- 15 holding partition identifiers and mapping information.

  The partition identifier can be represented by the

  partition address and partition size. A more complicated

  but more elegant scheme is to use a bit-pattern in which

  the position of the rightmost "one" bit defines the size
- of the partition and the leftmost bits define the address of the partition within the cache. This is depicted in Figs. 2a and 2b, in which Fig. 2a shows a general case of division into a partition address 20 and a partition size 21, and Fig. 26 shows a specific case. The mapping
- 25 information defines how to hash the address in the partition. In our simple scheme, this information

WO 00/45269 PCT/GB00/00250

12

consists of the shift length, but a more complicated scheme might require an XOR of some parts of the address.

One possible scheme currently preferred is to use numbered partitions, and pass an extra parameter with instructions accessing the memory. Assuming a normal RISC load/store architecture, the instructions affected are the load and store instructions. For our example we have LOAD and STORE that offer indirect load and store operations. Each of these instructions requires an extra parameter (compared with a normal RISC load/store), which indicates the partition number in the cache. It would of course be possible to include other instructions such as indexed loads and stores.

We create partitions using a CPART instruction. The CPART instruction takes 3 parameters, a partition number, a number of lines and a stride. The partition number is the name that will be used in the load and store instructions. The number of lines (currently we restrict this to powers of two) is the size of the partition, and the shift indicates the shift which should be applied to the memory address before it is used to access this partition.

The implementation of such a partitioned cache can be based on a conventional direct map cache memory. A block diagram of one arrangement of a suitable structure is shown in Fig. 3.

In a conventional memory structure, a command to transfer data between a memory and, for example, a register for subsequent use includes an address component, and an opcode. Examples of such commands are load commands which retrieve data from a specified address in a memory, and store commands which store data at a specified address in a memory. As shown in Fig. 3, the address and data are normally carried by two separate busses 31, 32, one 31 of which carries data including an instruction component of the command and the other 32 of which carries the address. Signals to and from those buses 31, 32 may pass via a register bank 33, and from there to an arithmetic logic unit (ALU) 34.

In the present invention, however, the instructions
on bus 31 contain an extra parameter which is used to
identify the appropriate partition within a cache memory
35. Such an instruction is then passed via a buffer 36
to a decoder 37 which extracts from the instruction the
parameter, which is output from the decoder 37 as a

partition number. That partition number is then passed
to a register set 38 which contains partition
information.

As shown in Fig. 3, that register set 38 contains identifiers as described with reference to Figs. 2A and 25 2B, identifying a base address, a size and a shift. The partition number output from the decoder 37 identifies a

specific line within the register set 38, to output a partition base address, size and shift. The latter is used to perform a shift on the address derived from the address buss 32 to a shifter 39, the output of which is fed to a multiplexer 40.

The multiplexer also receives the partition identifier from the register set 38, being the base address and size of the partition identified by the partition number from decoder 37. The output of the 10 multiplexer then identifies the appropriate line of the cache 35. The cache 35 is a direct map cache, with each line divided into a validity bit or bits 41, tag bits 42 and data bits 43. When the signal from the multiplexer 40 identifies a line in the cache 35, the tag 42 is 15 output to a comparator 44, which compares the tag with the address from the address bus 32. If equality is found, an output is sent to an AND gate 45, which also received an input from the validity bit 41. The logical AND operation then confirms that the appropriate line has 20 been identified, and the data 43 can then be read.

In such an embodiment, the addressing of the partition control registers can be pipelined with the execution of the load/store instruction if we assume that the partition operand is a constant parameter of the load and store instructions. Also, the partition control registers can simply be general purpose registers.

The partition control register set can be very small indeed. Normally one register is needed for each partition. The base address and select bits can be stored in  $log_2l$  bits where l is the number of lines in the cache. These may be combined in one word of size  $l+log_2l$  bits if the encoding presented earlier is to be used. Finally, the shift needs to be stored in at most 6 bits for 64 bit address machines.

In this embodiment, suppose that the compiler takes

10 a program which uses scalars and (multi dimensional)

arrays, and generates instructions which include all the

partitioning information. The compiler may then

calculate the minimally required partition sizes, and

analyse all accesses in order to optimise persistence

15 (the length of time each value remains) in each of the

partitions.

The "stride" of a reference is the distance between addresses of successive accesses to an array variable.

For example,

20 int i, j, k;

int cTemp, dTemp;

int [ 32, 32 ] a;

int [ 32, 32 ] b;

int [ 32, 32 ] c;

25 int [ 32, 32 ] d;

is a set of variable declarations for variables a, b, i,

```
j and k, and
    for i = 0 to 31 {
        for j = 0 to 31 {
            cTemp = 0;
            dTemp = 0;
            for k = 0 t 31 {
                cTemp = cTemp + (a[k,i] * b[i,k]);
                dTemp = dTemp + (b[k,i] * a[i,k]);
                 c[i,j] = cTemp;
                 d[i,j] = dTemp;
}
```

is a sequence of statements, which calculates AB and

BA for two matrices A and B in matrices C and D. All

matrices are stored in two dimensional arrays of size 32

by 32% which are stored as sequences of 1024 values. The

first value denotes element a[0,0], the second value

element a[a,1], ..., the 32-nd value is element a[0,31],

the 33-rd value is element a[1,0] and so on until the

1024th value which is a[31,31]. Note that a[0,0] and

a[0,1] are one memory cell apart, while a[0,0] and a[1,0]

are 32 memory cells apart.

In general, we can handle any indexed variable where

25 the index is of the form  $c_0k + c_1$ . Here  $c_0$  and  $c_1$  are

constants and k is the loop counter. In the line

dtemp = dtemp + b [k,i] \* a [i,k]a has stride 1 and b has stride 32.

Suppose that an array is to be accessed repeatedly within a loop with a stride s, by which it is meant that successive accesses are to elements s apart. By extracting bits from the addresses used, starting at the bit position defined by the least significant 1-bit of s, line addresses can be generated which will change with each iteration of the loop, distributing the data accessed by successive iterations among the lines within the cache partition.

optimally, consider a stride s. If we ignore all trailing zeros of s are ignored, a stride s' is obtained

15 which must be odd. The stride s' is either 1 or is coprime with any power of 2. Therefore, k x s' mod 2c (k=0,1,2,...;c) will traverse all numbers between 0 and 2c-1. Hence all strides s use every line in the partition before reusing any of them. The partition size will therefore define the persistence of data within the cache.

For example, if the array which is accessed with a stride of 20, (binary  $10100_2$ ) then a shift down by two bits may be used to map array addresses to line addresses within the partition used for the array accesses. If the size of the partition is 8, then subsequent items will be

placed at line addresses 0,5,2,7,4,1,6,3,0,5,.... The persistence of data is 8 in this case; if this is not enough, it may be necessary to increase the partition size.

5 In this embodiment, the compiler may create one special partition for the scalars, and then one partition for every group of accesses to an array which have identical strides. The scalar partition assumes that scalars are placed contiguously in memory, and start at a cache line boundary. The number of lines allocated to the scalar partition is determined by the number of scalars. By default a partition is allocated which is large enough to hold all the scalars. In the example above there are 5 scalars. The cache has 4 words per line. Hence, a two line partition is allocated for the scalars with the instruction

CPART 0, 2, 1 -- -- --

All scalar references are then marked to use partition 0 when loading and storing.

- 20 For all groups of non scalar references, a unique partition is created. The size of this partition depends on the mapping function that the cache uses to access elements in the partition and on the required persistence.
- The mapping function used selects the line in the partition by taking all bits from the access address

25

starting from the position of the least significant 1 bit in the stride (as defined previously). The compiler allocates partition sizes large enough to keep each data item in the partition until it is no longer needed.

In the example above, the complete partition summary is contained in the table in Fig. 4. Note that the total cache size allocated for this is 8 cache lines, spread over 7 partitions.

Various possibilities for controlling a cache memory according the present invention by software are as illustrated in Figs. 5a to 5c. In those arrangements, the code fragments will perform a vector addition, with the vectors being stored with different strides for illustrative purposes.

- In the first code fragment of Fig. 5a, the semantics of the instructions are as follows:
- CPART p,b,l,s This instruction creates partition number p. The partition starts at line b in the cache, and consists of l lines. The last parameter indicates the shift value, the base address will be shifted by s before indexing the direct mapped cache.
  - LOAD d, [s], p This instruction loads the contents of the memory address pointed to by s into d, where s and d are general purpose registers. In this example we have restricted ourselves to indirect loads via a register, but this could be any addressing mode.

25

The third parameter is the partition number via which the load should be performed. The partition should be defined with the CPART instructions before using it in a load.

- STORE d,[s],p This instruction stores d in the memory address pointed to by s, where s and d are general purpose registers. In this example we have restricted ourselves to indirect loads via a register, but this could be any addressing mode.
- The third parameter is the partition number via which the load should be performed. The partition should be defined with the CPART instruction before using it in a load
- ADD, SUB, BGT perform addition, subtraction and a

  conditional branch, similar to conventional

  processors. Only load and store instructions need

  an extra parameter.

In the second code fragment shown in Fig. 5b the 20 CPART instruction has a different semantics:

CPART p,i This instruction creates partition number p.

The base address, size and shift are all mapped into a single number. The last six bits of this number are the shift (a number between 0 and 63), the bits before that are encoded using the scheme discussed

in figure 2.

The code fragments described with reference to Figs. 5A and 5B are used with the memory structure of Fig. 3, 5 in which there is a register set 38 which stores cache partition information. Fig. 6 illustrates a modification of the memory structure of Fig. 3. In Fig. 6, components which correspond to the components in Fig. 3 are indicated by the same reference numbers. In Fig. 6, 10 however, the partition information derived by decoder 37 from the instructions received from instruction buffer 36 are passed to the register bank 33 in which the partition and shift information is stored. Storage in the register bank 33 may otherwise be the same as in Fig. 3. Thus, 15 the register bank 33 outputs partition information 50 containing a base address, size and shift which are passed to the multiplexer 40 and shifter 39 respectively. The arrangement of Fig. 6 is then otherwise the same as that of Fig. 3. However, the commands needed are then 20 changed, and the code fragment for this is illustrated in Fig. 5C.

Thus, in a third code fragment shown in Fig. 5C conventional registers are used instead of partition registers. Three conventional registers are loaded with the partition address, size, and shift, and these registers are used as the partition operands of the load

and store operations. The third parameter of the load and store is now a register parameter:

LOAD d,[s],p the contents of the partition register

associated with the register S determines the base address, size and the shift information for the partition.

STORE d,[s],p the contents of the partition register
associated with the register S determine the base

10 address, size and the shift information for the partition.

Fig. 7 shows another alternative, in which partition registers 60 are associated directly with the register

15 bank 33 contain the partition and shift information.

Again, the components in Fig. 7 which are the same as those in Figs. 3 and 6 are indicated by the same reference numerals. The code fragment in such an arrangement is illustrated in Fig. 5d.

20

LOAD d,[s],p. p is a register, the contents of which determine the base address, size and the shift information for the partition.

STORE d,[s],p p is a register, the contents of which

determine the base address, size and the shift

information for the partition.

Fig. 8 shows a further alternative, which is applicable when a DMA controller 70 is to access the cache 35. The rest of the structure of Fig. 8 is the same as that in Fig. 3, and corresponding parts are indicated by the same reference numerals.

When the DMA controller 70 operates, it generates commands which are transmitted via the busses 31, 32. As shown in Fig. 8, the DMA controller 70 has a control logic unit 71 which signals to data registers 72, address registers 73 and counters 74 to generate such commands. The data for the commands from the data register 72 are passed to the bus 31, and the corresponding addresses is . from the address register 73 to the bus 32. Since the DMA controller 70 generates such commands, it is possible 15 for the DMA controller 70 directly to determine which partition of the cache 35 needs to receive or output data for each command generated by the DMA controller 70. Therefore, the control logic unit 71 may, at the same time as it triggers a command, may cause a partition 20 number unit 75 to output data representing a partition number, which is sent to the register set 38. Once the partition number has thus been supplied, access to or from the cache 35 occurs in the same as in Fig. 3. .

It can be noted that, in such an arrangement, it is
possible that only some of the partitions of the cache 35
are operated under the controller of the DMA controller

Then, other partitions may be accessed from commands on the busses 31, 32, via the instruction buffer 36 and the decoder 37, as in the arrangement of Fig. 3.

Investigations have shown that a partitioned cache in accordance with the present invention can achieve results comparable with larger caches of known configuration. Because a cache according to the present invention is physically smaller, the cost of production is reduced. Also, there may be more physical space 10 available for other associated electronic components in spatially restricted devices. A further advantage is that, because a cache according the present invention may be smaller than an equivalent conventional cache, it may consume less power.

It is possible to implement a partitioned cache according to the present invention in several ways. embodiment of Fig. 3 uses a direct mapped cache, which conventionally is built from memory elements that are faster and more expensive than main memory. Because, for 20 equivalent functionality, a cache according to the present invention may be smaller, it may be implemented using even faster, register style memory devices. means that even when the overall hit ratio of a cache according to the present invention is lower than known 25 caches, the disadvantage is not significant because of the improvement in speed of access to the cache which is

15

gained by using register style memory.

Because the present invention permits various activities to be kept in different partitions of the cache, the performance of a partition is independent of other partitions. This may be important for e.g audio and video applications. Moreover, predictability of performance is improved, because performance of the system is directly related to the performance of its constituent parts, namely the partitions. In the conventional cache memory, an attempt to combine two functions in a programme may lead to faulty results.

In a conventional cache, data items dynamically compete for space. Using a cache partition according to the present invention, a compiler can allocate data items to independent partitions, and thus the compiler has control over cache allocation in same way it has control over register allocation.

20

#### CLAIMS

- A method of operating a cache memory, using commands which cause a transfer, of corresponding items of data
- 5 between the cache memory and a main memory, which commands have an instruction component and an address component, the method comprising:

defining a plurality of sub-sections within the memory space of the cache memory, each of which has an 10 associated identifier, the sizes of the sub-sections being selectable from a range of sizes during the operation of the cache memory;

extracting from the instruction component of a command a parameter corresponding to a selected one of the identifiers, the corresponding parameter being different for different commands; and

transferring items of data corresponding to said command between the main memory and the sub-section of the memory space of the cache memory for which the associated identifier corresponds to the parameter of said command.

2. A method according to claim 1, wherein each subsection of the memory space of the cache memory has a
predetermined rule defining in which line of the
corresponding sub-section successive items of data are
stored, which predetermined rule makes use of the address

component of said command.

- 3. A method according to claim 2, wherein each predetermined rule is a shift and select operation.
- 4. A method according to claim 1, wherein each sub-
- 5 section has a stride associated therewith, the stride representing the separation within the memory addresses of the main memory of successive transfers of data between the corresponding sub-section and the main memory.
- 10 5. A method according to claim 4, wherein the lowest 1bit in said stride determines the shift applied to the memory addresses of the main memory to determine the location within the corresponding sub-sections.
- 6. A method according to any one of the preceding 15 claims, wherein each parameter identifies one of a set of registers, each of which contains data which identifies the sub-section for which the associated identifier corresponds to that parameter.
  - A method according to claim 6, wherein the address
     and/or the parameter of said commands are stored in general purpose registers.
    - 8. A method according to claim 7, wherein the set of registers and the general purpose registers form a common unit.
- 25 9. A method according to any one of claims 1 to 5, wherein each parameter represents data which identifies

the sub-section for which the associated identifier corresponds to that parameter.

- 10. A method of operating a cache memory, using commands which cause a transfer of corresponding items of data
- 5 between the cache memory and a main memory, at least some of which commands each have a corresponding register connected to a communication bus for use by said commands, the corresponding register being different for different commands, the method comprising:
- memory space of the cache memory, each of which has an associated identifier, the sizes of the sub-sections being selectable from a range of sizes during the operation of the cache memory;
  - associating a parameter with each said corresponding register, each said parameter corresponding to a selected one of the identifiers; and

command between the main memory and the sub-section of
the memory space of the cache memory for which the
associated identifier corresponds to the parameter of the
register corresponding to said command.

transferring items of data corresponding to said

11. A method of operating a cache memory under control of a DMA controller, the DMA controller being arranged to generate predetermined commands, the method comprising: defining a plurality of sub-sections within the

memory space of the cache memory, each of which has an associated identifier;

generating, at said DMA controller, one of said predetermined commands and a parameter associated with said one of said predetermined commands and with a selected one of the identifiers; and

transferring items of data corresponding to said one of said predetermined commands between a main memory and the sub-section of the memory space of the cache memory for which the associated identifier corresponds to the parameter of said one of said predetermined commands.

- 12. A method of operating a cache memory, comprising: defining a plurality of sub-sections within the memory space of the cache memory; and
- transferring data items associated with each other only to a corresponding sub-section of the memory space of the cache memory;

wherein each sub-section has a stride associated therewith, the stride representing the separation within the memory addresses of a main memory of successive transfers of data between the corresponding sub-section and the main memory.

- 13. A memory system comprising a main memory and a cache memory, the memory space of the cache memory being
- 25 divided into a plurality of sub-sections, each subsection having a corresponding identifier, the sizes of

the sub-sections being selectable from a range of sizes during the operation of the cache memory;

instruction and address buses respectively for
instruction components and address components of commands
which cause a transfer of data between the cache memory
and the main memory;

means for extracting from the instruction component of a command a parameter corresponding to a selected one of the identifiers, the corresponding parameter being different for different commands; and

means for controlling the transfer of data to and from the cache memory such that data corresponding to a command is transferred between the main memory and the sub-section of the memory space of the cache memory for which the associated identifier corresponds to the parameter of said command.

memory, the memory space of the cache memory being divided into a plurality of sub-sections, each sub-section having a corresponding identifier, the sizes of the sub-sections being selectable from a range of sizes during the operation of the cache memory;

instruction and address buses respectively for instruction components and address components of commands which cause a transfer of data between the cache memory and the main memory;

registers connected to said address bus, each of said registers being for a corresponding command, the corresponding register being different for different commands;


a parameter associated with each said register, each parameter corresponding to a selected one of the identifiers; and

means for controlling the transfer of data to and from the cache memory such that data corresponding to a command is transferred between the main memory and the sub-section of the memory space of the cache memory for which the associated identifier corresponds to the parameter of the register corresponding to said command.

- 15. A memory system comprising:
- 15 a main memory;
  - a cache memory, the memory space of which is divided into a plurality of sub-sections, each sub-section having a corresponding identifier;
- a DMA controller having means for generating
  predetermined commands, which commands involve transfer
  of data to or from the cache memory, and means for
  generating parameters corresponding to at least one of
  said identifiers, said parameters also being associated
  with said commands such that each command has an
- 25 associated parameter; and

means for controlling the transfer of data between


the cache memory and the main memory such that data corresponding to a command is transferred to or from the sub-section of the memory space of the cache memory for which the associated identifier corresponds to the parameter of said command.



SUBSTITUTE SHEET (RULE 26)

2/10

<b>2</b> b	0 0 0 0 0	Partition Size: 64		10 1								
FIG. 2b	0 0 0 0 1 0 1 1	Partition Address: 320		Contains	Scalar partition	Partition for d	Partition for c	Partition for b	Partition for b	Partition for a	Partition for a	
	0	Par	FIG. 4	Stride	<b></b>	_	-	-	32	32	-	
ſ	0	u		Size	2	_	~	~	~	-	-	
.a 21	<i>u</i> → 0	Partition Size: 2 <sup>n</sup>	g strik	Partition	0	_	Ø	m	4	Ŋ	9	
FIG. 2a	x x x x x x 1 (	Partition Address: xxxxxx 2 <sup>n</sup>		11	•							•



SUBSTITUTE SHEET (RULE 26)

3, 0xA81 4, 0xC83 5, 0x741

CPART CPART CPART

74, [70], 5 75, [71], 4 75, 75, 74 75, [72], 3 70, 70, #4 71, 71, #48 72, 72, #8 76, 76, #1 LOOP

74, [70], 5 15, [71], 4 15, 15, 14 15, [72], 3 10, 10, #4 11, 11, #48 16, 16, #1 100P

: LOAD LOAD ADD ADD ADD ADD ADD SUB BGT

CPART
CPART
CPART
:
LOAD
LOAD
ADD
ADD
ADD
ADD
ADD
ADD
ADD
BGT


## 5/10


r2 0xA81 r1, 0xC83 r0, 0x741

74, [70], 710 75, [71], 79 75, 75, 74 70, 70, #4 71, 71, #48 72, 72, #8 76, 76, #1 LOOP

CPART CPART CPART CPART LOAD LOAD ADD STORE ADD ADD ADD ADD ADD ADD 78, 0xA81 79, 0xC83 710, 0x741 74, [70], 710 75, [71], 79 75, [72], 78 76, 75, 74 71, 71, #48 72, 72, #8 76, 76, #1 76, 76, #1 LDC LDC LDC LDC LOAD ADD ADD ADD ADD ADD SUB SUB

FIG. 5d





SUBSTITUTE SHEET (RULE 26)


8/10

FIG. 8

FIG. 8(A)

FIG. 8(B)

FIG. 8(A)






FIG. 8(B)

## INTERNATIONAL SEARCH-REPORT

trats actional Application No PCT/GB 00/00250

		[ PC	I/GB 00/00250
	FICATION OF SUBJECT MATTER G06F12/08		
According to	international Patent Classification (IPC) or to both national classification	selfication and IPC	
	SEARCHED		
Winimum do IPC 7	cumentation searched (classification system followed by class GO6F	ification symbols)	
•		•	,
Documentat	ion searched other than minimum documentation to the extent	that such documents are included in	the fields searched
Electronic d	ata base consulted during the International search (name of d	ita base and, where practical, search	h terms used)
	ENTS CONSIDERED TO BE RELEVANT		
Category *	Chation of document, with Indication, where appropriate, of	he relevant passages	Relevant to claim No.
X	MUELLER F: "COMPILER SUPPORT	FOR	1,2,12,
^	SOFTWARE-BASED CACHE PARTITION	ING"	13
	ACM SIGPLAN NOTICES, US, ASSOCIA	ATION FOR	
	COMPUTING MACHINERY, NEW YORK, vol. 30, no. 11,		
	1 November 1995 (1995-11-01),	pages	
	125–133, XP000539037 ISSN: 0362–1340		
A	page 126, left-hand column, pa		4-10,14
	-page 128, left-hand column, p 3.2; figures 2,3	paragraph	
x	EP 0 856 797 A (SGS THOMSON		1,2,13
	MICROELECTRONICS)		
a a	5 August 1998 (1998-08-05) page 5, line 11 -page 6, line	50: figures	
	3,4	,ga	
	<del></del> ·.	-/	·
l		,	
X Furth	er documents are listed in the continuation of box C.	X Patent family membe	re are listed in annex.
' Special cat	regories of cited documents:	"T" later document published a	after the international filling date
	rit defining the general state of the art which is not sted to be of particular relevance	or priority date and not in cited to understand the pr	conflict with the application but inciple or theory underlying the
	ocument but published on or after the international	invention "X" document of particular rele	wance; the claimed invention
L' docume	are it which may throw doubts on priority claim(s) or is cited to establish the publication date of another	involve an inventive step	vel or cannot be considered to when the document is taken alone
citation	or other special reason (as specified) or other special reason (as specified) or referring to an oral disclosure, use, exhibition or	document is combined wi	nvolve an inventive step when the th one or more other such docu-
other n		ments, such combination in the art.	being obvious to a person skilled
later th	an the priority date claimed	"&" document member of the s	
Jato of the a	ctual completion of the international search	Date of mailing of the inte	панопа веакл героп
18	3 April 2000	02/05/2000	
Jame and m	ailing address of the ISA	Authorized officer	
`	European Patent Office, P.B. 5818 Patentiaan 2 NI. – 2280 HV Rijswijk Tel (231-70) 300 2010 Tv 21 651 epo ni		
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Ledrut, P	,

## INTERNATIONAL SEARCH REPORT

Into...ational Application No PCT/GB 00/00250

0.00		00/00250
Category •	tion) DOCUMENTS CONSIDERED TO BE RELEVANT  Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	GB 2 292 822 A (HEWLETT PACKARD CO) 6 March 1996 (1996-03-06) page 7, line 19 -page 8, line 7; claim 5; figure 3	1,2,6, 10,13,14
	<del></del>	
	· ·	
	er en	ar A ar
		·
		,
	the was the start of the fifth of the start	
	· · · · · · · · · · · · · · · · · · ·	
		·

## INTERNATIONAL SEARCH REPORT

information on patent family members

ins. .ational Application No PCT/GB 00/00250

Patent document cited in search report		Publication date		Patent family member(s)	05-08-1998 13-01-1999 06-08-1998 02-09-1998 02-09-1998 17-08-1999	
EP 0856797	0856797 A 05-08-1990		EP EP WO JP JP JP	0856798 A 0890149 A 9834172 A 10232834 A 10232839 A 11509356 T		
GB 2292822	A	06-03-1996	DE JP US	19526007 A 8328958 A 5737750 A	07-03-1996 13-12-1996 07-04-1998	

Form PCT/ISA/210 (patent family annex) (July 1992)